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ABSTRACT 
This paper presents a study of various well-known release 
techniques (bulk- and surface-micromachining) for the 
fabrication of movable silicon micromechanical structures. 
Their pro’s and con’s will be discussed. Further, a detailed 
study of a new self-aligned plasma technique is presented 
which uses silicon on insulator wafers (SOI). It has the 
ability to etch, release, and passivate MEMS in one ME 
run. Therefore, MEMS can be fabricated quickly, accu- 
rate, and at low costs. 
INTRODUCTION 
Starting the process, usually a sandwich of poly-Si on top 
of Si02 is used. However, for SCS structures BESOI (Back 
etched SOI) or SIMOX (Separation by ion implantation of 
oxygen) wafers have to be used [l-31. SCS is characterised 
by a low intrinsic damping, -fatigue, -hysteresis, and -built- 
in stress making it an ideal material for vibrating structures. 
Additionally, there are no constraints in structure height 
and the wafers are commercially available. 
After etching micromechanical Si structures, they have 
to be released. This isn’t straightforward and many tech- 
niques have been proposed. Frequently -in surface mi- 
cromachining- the Si02 layer is used as a sacrificial layer 
which is etched using wet- or vapour etchants [4-61. They 
are cheap but suffer from the so-called sticking problem - 
due to surface tension of liquids- and many solutions have 
been proposed to solve this [5-121. In bulk micromachining 
some very useful -dry- plasma release techniques have 
been proposed [13,14]. Sticking isn’t found in dry etching 
making this technique more reliable. Nevertheless, all the 
proposed techniques -wet, vapour, and dry- have always 
specific constraints, therefore the BSM multi-step one-run 
process is proposed as a more sophisticated dry release 
technique able to extend the limits. 
VAPOUR ETCHING 
In vapour HF etching the removal of the sacrificial Si02 
layer is -almost- directly transformed into the gas phase. 
Nevertheless, condensation of water vapour is needed to 
uniformly initiate etching which may cause sticking [5]. 
Another problem with this technique is that some reaction 
products may precipitate on the surface reducing the yield. 
J. Ruzyllo showed that these problems can be suppressed 
by etching at low pressure in an anhydrous HF/CH30H gas 
mixture at elevated temperature [6]. 
WET ETCHING 
Generally, HF is used for sacrificial layer etching Si02. 
However, for long thin beams the yield is low due to: 1) 
Structure damage caused by bubble formation during 
etching and rinsing steps during cleaning and 2) structural 
deformation resulting in stiction during drying. The first 
problem is difficult to control but for the last problem sev- 
eral techniques have been developed such as: freeze drying 
[7,8], photoresist-assisted releasing [9- 1 13, and surface 
modifications [ 121. 
Freeze drying: This technique uses e.g. cyclohexane 
as the final rinsing agent. After freezing -at 7 “C- it is sub- 
limated thus avoiding sticking. This is accomplished by 
placing the substrate under a forced nitrogen flow on a 
regulated Peltier element with a temperature just below the 
freezing point. Nevertheless, for long thin structures we 
observed a low yield, caused by bubble- and rinse-damage 
and -in spite of careful “sublimation”- we still observed 
stiction. 
Photoresist-assisted releasing: This technique uses a 
resist layer temporally to avoid stiction. There are at least 
three different approaches found in literature: A resist pat- 
tern used as “rubber feet” under the microstructures to 
carry them [9], a resist pattern side ways or on top of the 
structures to hold them [lo] and a photoresist refill to re- 
place the final rinsing liquid [l  13. After sacrificial layer 
etching and drying, the photoresist layer is removed by an 
0 2  plasma. A disadvantage of the first two techniques is 
that an extra mask has to be aligned, the second approach is 
only possible for special mask designs, and the last tech- 
nique requires a uniform coating of photoresist beneath the 
structures for successful releasing. All techniques are less 
successful for long thin MEM structures with high aspect 
ratios (>5) and small gap spaces (<2pm). 
Surface modification: Important parameters to con- 
sider for the sticking effect during drying a micro structure 
in a wet etchant are the surface free energy and wetting 
angle. If the wetting angle is lower than 90 degrees, beams 
will be attracted to the nearest surfaces. In contrast -at 
higher angles- beams are “pushed away”, thus preventing 
sticking. The magnitude of the force is a function of both 
the surface free energy and wetting angle. Shortly to pre- 
vent sticking, the etchant or structure surface should be 
modified to create a wetting angle exceeding 90 degrees. 
Although this technique is very promising little activity is 
found in this area [ 121. 
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Figure I :  Various dry plasma techniques: SCREAM, SIMPLE, and BSM 
PLASMA ETCHING SCREAM: The acronym SCREAM stands for single- 
To avoid sticking dry etching technologies have been pre- 
sented recently such as the SCREAM and SIMPLE proc- 
esses [ 13,141. Both techniques are self-aligned and suitable 
for batch fabrication. Now, the releasing of the structures 
takes place in the gas phase so there is no liquid phase, 
responsible for stiction. 
SIMPLE: The acronym SIMPLE stands for d icon  
- micromachining by single step glasma etching [13]. This 
technique uses a CL2-based plasma chemistry which 
etches p- or lightly doped Si anisotropically but heavily n- 
doped Si isotropically. In such a way movable MEMS can 
be patterned and released from the substrate in a single- 
step RIE plasma as shown schematically in fig. 1 b. How- 
ever, disadvantages of SIMPLE are: l )  A thick PECVD 
oxide mask is needed as a mask material because the 
Si/SiO2 selectivity is rather low in a CL2 plasma. 2) The 
under etch rate is low (50 nm/min) and is a function of the 
doses of the buried layer and the spacing between the mi- 
cro beams. 3) After etching, the bottom beneath the struc- 
tures shows deep trenches, which may affect the moving 
of free-hanging structures. 
crystal reactive etching and metalisation [ 141. In fig. l a  the 
process scheme of this technique is shown: After direc- 
tional chlorine-based etching of Si using Si02 as a mask- 
material, the trenches are passivated with a PECVD oxide. 
This oxide is removed at the bottom of the trench (CHF3 
plasma) and after that an isotropic fluorine-based etch 
(SF6) will release the structures. For electrical contacting, 
a deposited metal layer is needed. Notwithstanding its po- 
tential, there are some disadvantages such as: l )  The re- 
leased structures are hollowed out during the isotropic etch 
(Fig.2a), 2) RIE lag while etching the Si directional may 
cause problems during the isotropic etch because the etch 
depth might be different at both sides of a beam (Fig.2a), 
3) the deposited PECVD layer should be stress-arm or 
tensile to avoid buckling (Fig.2b), and 4) the mask layer 
should be stress-arm to avoid bending after the releasing 
(Fig.2~). The first two problems make mask design rules 
necessary. Additionally, many process steps are needed to 
fabricate the MEMS (e.g. H E ,  PECVD, MIE, and sputter 
equipment) which is time-consuming and might limit the 
yield. 
.- - - 
Fig 2 a) Hollowing out of beams and asymmetrical releasing due to RIE lag 6) Buckling due to compressive stress c) Bending due to stress in the mask 
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Figure 3: a) Anisotropic etching with SFg/O2/CHF3 plasma. b) Sidewall passivation with CHF3 plasma. c) Isotropic etch with SF6 plasma 
BSM multi-step one-run: To solve the problems 
mentioned in the previous sections a new technique has 
been developed which has the ability to etch, passivate, 
and release MEMS in one run. This technique, the so- 
called BSM multi-step one-run process is developed on an 
Electrotech, Plasmafab 3 10-340 twin deposition/etch 
parallel-plate system operating at 13.56 MHz. The tech- 
nique starts with commercially available BESOI wafers 
(Fig.1~). After the deposition of a 30 nm (lift-off) mask for 
the pattern definition, the movable structures can be fabri- 
cated in only one RIE run with four individual steps 
(fig.3): 1) The (an)isotropic SF6/02/CHF3 RIE of the top 
Si, 2) the CHF3 RIE of the insulator together with the pas- 
sivation (C,F, film) of the sidewalls of the structures, 3) 
the SF6/02/CHF3 RIE of the floor, and 4) the SF6 RIE of 
the bulk Si. Eventually, the process can be finished with a 
conformal step coverage of a C,F, film to protect the re- 
leased structures from the environment [ 151. For instance, 
these fluorocarbon (FC) films do have an extremely low 
surface tension and therefore they repel, water and others. 
With this technique it is possible to release long thin Si 
beams successfully as indicated in fig.4. 
RESULTS & DISCUSSION 
We fabricated xy-stages, micro grippers, springs etc. with 
typical dimensions listed in figure 5 in comparison with 
the SCREAM and SIMPLE processes. As can be seen, the 
only limiting steps are aspect ratio of trenches and beams. 
BSM SOI: There are some important remarks to con- 
sider in the BSM technique i.e.: 1) Anisotropic etching: 
The profile has to be vertical with a little under etch mak- 
ing it possible to deposit a FC layer where no ion bom- 
bardment occurs i.e. under the “roof’ of the mask. The 
profile can be adjusted by using the BSM method [ 16- 1 SI. 
Also RIE-lag can be suppressed by applying this method 
[17]. When the intermediate insulator of the SO1 wafer is 
reached, the etch process has to be stopped, to avoid un- 
wanted under etching. This is a crucial step because when 
the Si02 is reached, the loading is decreasing causing a 
strong enhancement in lateral etching. The etching process 
is stopped by e.g. visual inspection. Typical parameters 
during etching are SF&/CHF3 gasflow=30/10/7 sccm, 
power flux=0.3 W/cm , self-bias=40 V, pressure=75 
mTorr, 3 inch Si loading, and target temperature=lO ‘C. 2) 
Sidewall passivation: The deposition of FC is a function of 
e.g. pressure and self-bias [15]. This layer is necessary to 
protect the sidewalls during isotropic etching. We ob- 
served a satisfying coverage of the sidewalls directly under 
the mask roofs at pressure=20 mTorr, power flux=0.3 
W/cm2, self-bias=600 V, and CHF3 gasflow=lO sccm. A 
typical deposition rate for this process is 20 nmimin. Si- 
multaneously, during this step the insulator is etched at a 
speed of ca. 50 nm/min. 3) Isotropic etching: Before 
starting the isotropic etching with an SF6 plasma it is nec- 
essary to “clear” the floor of the trenches first with an 
oxygen-based plasma such as SF6/02/CHF3. 
2 
Figure 4: A few typical examples of the BSMSOIprocess scheme: A gripper (lej), part of a spring (mid), andxy-stage (right) 
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Figure 5 : Outline of BSM one-run process with typical dimensions 
Some remarks about BESOI: When a relative thick inter- 
mediate layer (>O. 1 pm Si02) is used, bending of the beam 
structure may occur due to compressive stress in the oxide 
layer. Another problem might be differences in stress be- 
tween the two bonded silicon wafers, which introduces 
bending and/or buckling of beams. 
BSM SISI: A disadvantage of the BSM SO1 technique 
is that -after releasing the free hanging structures- deep 
trenches are found and the under etch rate is limited due to 
the relatively high Si loading. To eliminate this problem 
we constructed a Silicon on Insulator on Silicon on Insula- 
tor (SISI) wafer. Now, a Si layer of (1-2 pm) is used as a 
sacrificial layer surrounded by two insulators (fig.ld and 
6a). The deepest lying insulator protects the Si during re- 
leasing resulting in a smoothiflat bottom and a small 
loading thus high lateral etch rate (> 1 pm/min). 
CONCLUSIONS 
It can be stated that the BSM multi-step one-run process is 
favourable for the releasing of MEMS with long thin 
beams. It includes the Black Silicon Method as an excel- 
lent tool for profile control and to suppress RIE-lag. 
Instead of Si02, a thin metal (30 nm Cr) layer is used as a 
mask, which has an almost infinite selectivity with respect 
to Si and creates less additional stress problems (bending), 
The Fluorocarbon layer has a low Young's modulus which 
prevents stress problems in long thin beams (buckling). 
The intermediate layer of SO1 prevents the beam for hol- 
lowing out during the isotropic etch making an exact 
definition of the structure height possible. After the mask 
is deposited it is now possible to fabricate very quickly, 
accurate, and at low cost free-hanging MEMS (e.g. an ac- 
celerometer, tuneable springhilter, AWFM modulator, or 
micromechanical transistor) in one process run with a ME 
plasma without turning the plasma of. 
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Figure 6: The BSM SISI process: Profile view (left) and some examples (mid, right) 
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